

IRIG-B 9999xx shows up something like this;

1. Timing slave sends a gate signal along 1PPS signal.
2. Clocks start and are sent to ADC and DAC, but ADC starts 1 cycle (16usec) faster somehow, probably by glitch, noise or something.
3. Realtime loop starts 1 cycle faster as a result by receiving the signals from the ADC that started 1cycle faster.
4. The real time code reads GSP time with 1 cycle faster timing
5. Then it shows 9999xx on IRIG-B.

There are two solutions;

- One is hardwarely to modify to have ADC start slower. However It is not so easy to trace FPGA code on timing slave, it is not so convenient to modify each backplane board or each ADC adapter card.
- Another solution is to add a delay of 1cycle on the realtime code, even ADC runs 1 cycle faster already.

L2061~

```
// Avoid calculating the max hold time for the first few
seconds
if (cycleNum != 0 && (startGpsTime+3) < cycle_gps_time) {
    if(adcHoldTime > adcHoldTimeMax) adcHoldTimeMax = adcHoldTime;
    if(adcHoldTime < adcHoldTimeMin) adcHoldTimeMin = adcHoldTime;
    adcHoldTimeAvg += adcHoldTime;
    if (adcHoldTimeMax > adcHoldTimeEverMax) {
        adcHoldTimeEverMax = adcHoldTimeMax;
        adcHoldTimeEverMaxWhen = cycle_gps_time;
        //printf("Maximum adc hold time %d on cycle %d gps %d¥n",
adcHoldTimeMax, cycleNum, cycle_gps_time);
    }
    if (timeHoldMax > cpuTimeEverMax) {
        cpuTimeEverMax = timeHoldMax;
        cpuTimeEverMaxWhen = cycle_gps_time;
        if(irigberror) cycleNum -= 1;
    }
}
```

- This compensation is performed only within first 3 seconds after the real time code started. In this term, error checking codes are ignored for cycle errors or something.
- After 3seconds, the compensation won't work to distinguish actual failures of timing or other troubles while the real time code is running.
- You can see directly changing the IRIG-B value from 9999xx to 12 over the few seconds.
- IRIG-B issue was gone with this modification. Currently I do not see any problem caused by this modification.

-
- We are trying to reproduce CPU max issue using a test bench.
 - Almost of RT PC in the real KAGRA system has red indicator in CPU MAX.
 - Glitch happens every 10 min or something.
 - Hyper thread is already off.

- 2 RT PCs, with IO chassis.
 - some ADC/DAC/BO/BIO, but no AA/AI
- PXE boot server.
- DAQ: 1 flow of DC, NDS, FW.
- TDS with GPS signal.

- the number of models
- the number of ADC, DAC, BIO cards
- Length of optical fiber cable: ~100 meter
- Some random output (~3000) on DAC signals.

- Computer: Slow(2.6GHz) and fast(3.0GHz)
- Version of RGC: 2.9.3 vs. 3.1.1
- ADCs read large amplitude vs. ~ 0 value

- Takahiro implemented 3 models which have 624, 676, 702 filters respectively.
- CPU load of the slave models increased in proportional to the number of filters, but not like a glitch. All the load looks very constant, and load of IOP is still quiet.

- We do not see any CPU glitch in the test bench.
- We will computer to slower one for the test bench.
- We are also suspecting terrible traffic on DAQ network, or TCP/IP like EPICS, camera...

- What I did was;
- Replacing RT-PC to slower one -> CPU quiet
- Traffic on DAQ network -> CPU quiet
- Traffic on DAQ network -> CPU quiet
- Very high load on memory and CPU power -> CPU quiet
- Traffic on TCP/IP between client WS to boot server -> CPU quiet
- Traffic on TCP/IP between client WS to RT-PC -> CPU glitch!