iKAGRA ISC Analog Electronics Readiness Status

Yuta Michimura

Department of Physics, University of Tokyo

iKAGRA Readiness

no design, to be ready, iKAGRA ready, bKAGRA ready

	PSL	IMC	MMT	MICH	status
RF PD	2	1	1	1	3 handmaking, 40 arrived(?) but w/o diode
DC PD	2	1	1	0	6 at Kamioka
RF QPD	0	2	0	0	5 for IMC, 15 for IFO arrived
DC QPD	2	2	2	0	40 arrived
RF PD Interface		1	1	1	10 ordered to company
DC PD Interface	1	1	1	0	use handmade one for now?
RF QPD Interface		1	0	0	5 ordered to company
DC QPD Interface	2		1	0	10 at Kamioka
RF Distribution Amplifier	(split)	1	0	1	use Mini Circuits splitters w/o box
Delay Line Phase Shifter	1		0	0	use cables for now
Quad IQ Demodulator	3		1	1	5 at Kamioka
TTFSS / Interface	1	-	-	-	in use
PMC Servo / Interface	1	-	-	-	assembled
Common Mode Servo	-	1	-	0	tested