




KAGRA 3rd External review for DiGital System subgroup


2014/4/3(Thu) @ICRR

Osamu Miyakawa

Concept of digital system




**Like a brain
for KAGRA**



1. Function as **Real time control**
 - For complicated multiple DOFs
2. Function as **Data acquisition system** for GW waves
 - Control signal = GW data
3. Function as **IFO tuning system**
 - Reducing time for improving sensitivity
4. Function as **Automatic IFO operation**
 - Stable observation
5. Function as **information collecting system** for IFO
 - Automatic channel assignment for huge number of channels

KAGRA control network design




Schedule

FY		2010				2011				2012				2013				2014				2015							
Quarter		1Q	2Q	3Q	4Q	1Q	2Q	3Q	4Q	1Q	2Q	3Q	4Q	1Q	2Q	3Q	4Q	1Q	2Q	3Q	4Q	1Q	2Q	3Q	4Q				
Main Phase		Design								Tunnel								Vacuum				FPMI							
Prototype test	CLIO operation	Red								Grey								Green											
	Data analysis test	Grey								Red								Grey											
Standalone system for subsystems	Hard/software setup	Grey								Blue								Grey											
	Circuit	Grey								Blue								Grey											
	Delivery	Grey								Blue								Grey											
Article test	Small network	Grey								Green								Grey											
	Large network system	Grey								Green								Grey											
	Circuit	Grey								Green								Grey											
	Inspection	Grey								Green								Grey											
Full system	Installation	Grey								Orange								Grey											
	Tuning	Grey								Orange								Grey											
Upgrade	RSE	Grey								Grey								Grey											
	Cryo	Grey								Grey								Grey											

- A. 2009-2010 prototype test @ CLIO (done)
 - Basic IFO operation and noise performance
- B. 2011~ standalone system for subsystem (done)
 - Data analysis, VIS, (IOO, CRY...)
- C. 2011 Small network test with 1 master and 2 RT PCs (done)
 - GE RFM, Dolphin RFM, DAQ, timing network
- D. 2012-2013 Full test@ Kamioka new building
 - Closer to real scale PCs and network

↑
Installation
into KAGRA mine

Schedule for installation of DGS full system



- Full system installation: 2014/10-2014/12
- Connection to subsystems: 2015/1~

DGS controls and DAQ system will be installed in **2014.10** into mine.

VIS for iKAGRA

- Type-B: 1 for BS (in **2014.12**)
- Type-Bp: 6 for PR2, PR3, IXA, IYA, EXA, EYA (in **2014.9**)
- Type-C: 1 for MCF, MCE, IFI, IMM (in **2014.7**)

for bKAGRA

- Type-A: 2 for EXV, EYV (in 2015.3)
- Type-A: 2 IXV, IYV (in 2015.9)
- Movement from IXA, IYA, EXA, EYA to PRM, SRM, SR2, SR3 (in 2015.9)

AOS: End: for BRT control (in 2016.1, or **2014.10** for test)

MIIF for LSC: REFL, AS_RF, AS_DC, POP, POX, POY (around BS chamber in **2015.1**)

End: TRX, TRY through RFM to LSC (in **2015.1**) and ASC (in 2016.1)

ASC: REFL, AS_RF, POP (around BS chamber in 2016.1)



AUX: Green Lock or others from POP, POS through RFM to LSC (around BS chamber in 2016.1)

IOO: FSS thermal control, MC control (around MC chamber in **2014.10**)

: Prototype test: at Kashiwa (in **2014.6**)

GIF: for Seismometer at center of each arm (in **2014.10**)

Digital control system for Pre-Isolator



Items for Real Time control

	Stand alone FY2010-	Small network FY2011	Large network FY2012, 2013	Full system FY2014~
Real time PC	1	2	5	~30
IO chassis	1	2	5	~30
ADC	1	2	~10	~65
DAC	1	1	~10	~45
Binary Output	1	0	~10	~85
Long distance RFM	0	1	2	3
Short distance RFM	0	1	2	2
DAQ network switch	0	1	4	4
Timing switch	0	1	3	3
Boot server	0	1	1	1
Network file system	0	0	1	1
system server	0	0	1	3
NAT	0	0	1	2
Data concentrator	0	0	1	1
NDS distributer	0	0	1	2 (redundant)
Frame writer	0	0	2 (redundant)	2 (redundant)
IRIG-B switch	0	0	1	3
Data storage	1TB (local)	1TB (local)	~20TB x2 (ext.)	~200TB (ext.)

Red: new items Green: increments


Number of PC/ADC/DAC/BO

RT PC Name	RT PC room	Roon No.	rack	IO chassi room	Room No.	Cable length	IO chassis Qt.	RFM	Dolphin	ADC	DAC	BO card	BO cards for wh.	BO cards for down	Total cards	Items	Comments
k1io	C Control	1		FMC-Area	9	100	1		1	3	0	1	12	0	16	MCR, MCT, WFS x2, PSL(PMC, FSS, ISS)	
k1mc	C Control	1		FMC-Area	9	100	1		1	2	1	0	6	2	11	MCI, MCO, MCE	
k1mmt	C Control	1		FMC-Area	9	100	1		0	1	1	0	11	1	14	MMT1, MMT2	
k1pr	C Control	1		P-Area	7	100	2		1	2	4	0	8	3	17	PRM, PR3	
k1pr2	C Control	1		B-Area	4	75	1		1	2	2	0	4	2	10	PR2	
k1bs	C Control	1		B-Area	4	75	1		1	2	2	0	5	2	11	BS	
k1sr2	C Control	1		B-Area	4	75	1		1	2	2	0	5	2	11	SR2	
k1sr3	C Control	1		S-Area	5	50	1		1	2	2	0	5	2	11	SR3	
k1srm	C Control	1		S-Area	5	50	1		1	2	2	0	5	2	11	SRM	
k1ommt	C Control	1		S-Area	5	50	2		0	2	2	0	8	2	14	OMMT1, OMMT2, STM1, STM2	
k1omc	C Control	1		S-Area	5	50	1		1	2	1	1	4	1	9	OMC+OFI	
k1ix1	C Control	1		XFrontVI (XFrontCryoBack)	40(22)	120	2		1	2	2	0	5	2	11	ITMX	for Type A & C
k1iy1	C Control	1		YFrontVI (YFrontCryoBack)	44(32)	120	2		1	2	2	0	5	2	11	ITMY	for Type A & C
k1ex1	XEndVIPre (XEndMec)	61(54)		XEndVI (XEndCryoARsideDuct)	60(51)	50	1	1	0	3	2	0	5	2	12	ETMX	for Type A & C
k1ex2	XEndVIPre (XEndMec)	61(54)		XEndVI (XEndCryoARsideDuct)	60(51)	50	1	1	0	1	1	0	8	1	11	BRT, TRX	
k1ey1	YEndVIPre (YEndMec)	81(74)		YEndVI (YEndCryoARsideDuct)	80(71)	50	1	1	0	3	2	0	5	2	12	ETMY	for Type A & C
k1ey2	YEndVIPre (YEndMec)	81(74)		YEndVI (YEndCryoARsideDuct)	80(71)	50	1	1	0	1	1	0	8	1	11	BRT, TRY	
k1lsc	C Control	1	?	?	?	75	1	1	1	3	0	0	13	0	16	ASRF, REFL, POX, POY, POP, POS	
k1asc1	C Control	1	?	?	?	75	1	1	1	3	0	0	14	0	17	WFSAS, WFSREFL, WFSPOX	
k1asc2	C Control	1	?	?	?	75	1	1	1	2	0	0	8	0	10	WFSAS, WFSREFL, WFSPOX	
k1aux	C Control	1	?	?	100	1		1	2	0?		0	0	0	2	GRX, GRY	
k1pcx	X arm center	N/A		X arm center	?	2	3		0	1	0	0	0	0	1	PEM	
k1pcy	Y arm center	N/A		Y arm center	?	2	3		0	1	0	0	0	0	1	PEM	
Total						31	7	15	46	29	2	144	29	250			
Max							18	60	40		99		17/ea.				


- 19 RT Front-End will be used in iKAGRA, and 27 in bKAGRA.
- 46 of 60 ADC and 29 of 40 DAC are assigned.
- Needs 173 Binary Out module. Only 99 we have now. Using Acromag 96ch slow BO?


[JGW-G1201105](#)

Connection to Field racks



Network design





- Assigned PSL, IOO, MIF, VIS (except for OMC, OMMT, BRT)
- Next task: estimation for number/length of cables (D-SUB, RF, fiber)

[JGW-T1201105](#)


Signal channel list 2014/3/18

JGW-T1201105
Osamu Miyakawa

Reference: [JGW-T1100689](#)

Subsystem	Location	Instrument	Signal description	Ch. Name	Card No.	Ch	Whitening	SG whitening	Dehitraining	RT model	RT PC name
PSL	FSS	RF PD	I-phase	K1:PSL-FSS_REFI_I	ADC1	1		1		k1psl	k1io
PSL	FSS	RF PD	Q-phase	K1:PSL-FSS_REFI_Q	ADC1	2		1		k1psl	k1io
PSL	PMC	RF PD	I-phase	K1:PSL-PMC_REFI_I	ADC1	3		1		k1psl	k1io
PSL	PMC	RF PD	Q-phase	K1:PSL-PMC_REFI_Q	ADC1	4		1		k1psl	k1io
PSL	FSS	DC PD	DC	K1:PSL-FSS_REFI_DC	ADC1	5		1		k1psl	k1io
PSL	FSS	DC PD	DC	K1:PSL-FSS_TR_DC	ADC1	6		1		k1psl	k1io
PSL	PMC	DC PD	DC	K1:PSL-PMC_REFI_DC	ADC1	7		1		k1psl	k1io
PSL	PMC	DC PD	DC	K1:PSL-PMC_TR_DC	ADC1	8		1		k1psl	k1io
PSL	ISS	DC PD	DC	K1:PSL-ISS_DC	ADC1	9		1		k1psl	k1io
PSL		spare			ADC1	10		1		k1psl	k1io
PSL		spare			ADC1	11		1		k1psl	k1io
PSL		spare			ADC1	12		1		k1psl	k1io
PSL		spare			ADC1	13				k1psl	k1io
PSL		spare			ADC1	14				k1psl	k1io
PSL		spare			ADC1	15				k1psl	k1io
PSL		spare			ADC1	16				k1psl	k1io
PSL	BENCH	DC QPD	injection beam pointing monitor, quadrature 1	K1:PSL-BENCH_OUT_QPD1_Q1	ADC1	17		1		k1psl	k1io
PSL	BENCH	DC QPD	injection beam pointing monitor, quadrature 2	K1:PSL-BENCH_OUT_QPD1_Q2	ADC1	18		1		k1psl	k1io
PSL	BENCH	DC QPD	injection beam pointing monitor, quadrature 3	K1:PSL-BENCH_OUT_QPD1_Q3	ADC1	19		1		k1psl	k1io
PSL	BENCH	DC QPD	injection beam pointing monitor, quadrature 4	K1:PSL-BENCH_OUT_QPD1_Q4	ADC1	20		1		k1psl	k1io
PSL	BENCH	DC QPD	injection beam position monitor, quadrature 1	K1:PSL-BENCH_OUT_QPD2_Q1	ADC1	21		1		k1psl	k1io
PSL	BENCH	DC QPD	injection beam position monitor, quadrature 2	K1:PSL-BENCH_OUT_QPD2_Q2	ADC1	22		1		k1psl	k1io
PSL	BENCH	DC QPD	injection beam position monitor, quadrature 3	K1:PSL-BENCH_OUT_QPD2_Q3	ADC1	23		1		k1psl	k1io
PSL	BENCH	DC QPD	injection beam position monitor, quadrature 4	K1:PSL-BENCH_OUT_QPD2_Q4	ADC1	24		1		k1psl	k1io
PSL		spare			ADC1	25				k1psl	k1io
PSL		spare			ADC1	26				k1psl	k1io
PSL		spare			ADC1	27				k1psl	k1io
PSL		spare			ADC1	28				k1psl	k1io
PSL		spare			ADC1	29				k1psl	k1io
PSL		spare			ADC1	30				k1psl	k1io
PSL		spare			ADC1	31				k1psl	k1io
PSL		reserved for 1PPS			ADC1	32				k1psl	k1io
IOO	MCR	RF QPD	Gouy phase 1 Quadrature 1 I-phase	K1:IOO-MCR_QPD_G1_Q1_I	ADC2	1		1		k1io	k1io
IOO	MCR	RF QPD	Gouy phase 1 Quadrature 1 Q-phase	K1:IOO-MCR_QPD_G1_Q1_Q	ADC2	2		1		k1io	k1io
IOO	MCR	RF QPD	Gouy phase 1 Quadrature 2 I-phase	K1:IOO-MCR_QPD_G1_Q2_I	ADC2	3		1		k1io	k1io
IOO	MCR	RF QPD	Gouy phase 1 Quadrature 2 Q-phase	K1:IOO-MCR_QPD_G1_Q2_Q	ADC2	4		1		k1io	k1io
IOO	MCR	RF QPD	Gouy phase 1 Quadrature 3 I-phase	K1:IOO-MCR_QPD_G1_Q3_I	ADC2	5		1		k1io	k1io
IOO	MCR	RF QPD	Gouy phase 1 Quadrature 3 Q-phase	K1:IOO-MCR_QPD_G1_Q3_Q	ADC2	6		1		k1io	k1io
IOO	MCR	RF QPD	Gouy phase 1 Quadrature 4 I-phase	K1:IOO-MCR_QPD_G1_Q4_I	ADC2	7		1		k1io	k1io
IOO	MCR	RF QPD	Gouy phase 1 Quadrature 4 Q-phase	K1:IOO-MCR_QPD_G1_Q4_Q	ADC2	8		1		k1io	k1io
IOO	MCR	DC QPD	Gouy phase 1 Quadrature 1 DC	K1:IOO-MCR_QPD_G1_Q1_DC	ADC2	9				k1io	k1io
IOO	MCR	DC QPD	Gouy phase 1 Quadrature 2 DC	K1:IOO-MCR_QPD_G1_Q2_DC	ADC2	10				k1io	k1io
IOO	MCR	DC QPD	Gouy phase 1 Quadrature 3 DC	K1:IOO-MCR_QPD_G1_Q3_DC	ADC2	11				k1io	k1io
IOO	MCR	DC QPD	Gouy phase 1 Quadrature 4 DC	K1:IOO-MCR_QPD_G1_Q4_DC	ADC2	12				k1io	k1io
IOO		spare			ADC2	13				k1io	k1io
IOO		spare			ADC2	14				k1io	k1io
IOO		spare			ADC2	15				k1io	k1io
IOO		spare			ADC2	16				k1io	k1io
IOO	MCR	RF QPD	Gouy phase 2 Quadrature 1 I-phase	K1:IOO-MCR_QPD_G2_Q1_I	ADC2	17		1		k1io	k1io
IOO	MCR	RF QPD	Gouy phase 2 Quadrature 1 Q-phase	K1:IOO-MCR_QPD_G2_Q1_Q	ADC2	18		1		k1io	k1io

Development of control system for KAGRA




**Standalone test
for local control(2010~)**




1. Very close system as real KAGRA control system, and easy installation into mine.
 2. Operation test with multiple computers.
 - Real Time Front-End computers
 - Servers (boot, model building, scripting, NFS)
 3. Data acquisition test.
 - Huge amount of data, latency
 4. Stable operation.
 - Long term operation test
 - Preparations for power shutdown and power recovery
 5. Redundancy.
 - Dual path for DAQ network
 - Dual power supply for servers being equipped with hard drives
- What we cannot test at LNS.
 - Network connection through 3km arms
 - Full scale Real Time network with ~30 RT computers

Diagram of Large Network System




Control signal network for Real Time Front-end using ReReflective Memory technology



Dolphin RFM:
Short distance
real time signal
~100m

GE RFM:
long distance
real time signal
~3km







DAQ network





Fujitsu: SR-X526R1
10GB low latency
switch







How to synchronize ADC/DAC and PC




Connection between RTFE computer and PCIe extension chassis



Total 31 chassis manufactured
for bKAGRA



- Remote connection up to 100m using optical fiber will be tested soon.



Rack layout for Large Network System



DAQ items


32ch Anti Alias filter x60 :

- noise and transfer function inspected for all 240 boards



16ch Anti Imaging filter x 40:

- noise and transfer function inspected for all 160 boards



All AA/AI manufactured for bKAGRA

General Standards

32ch ADC x69



General Standards

16ch DAC x 49



Objective

- . Monitor the status of various instruments throughout the KAGRA site including environmental monitors.
- . Remotely manipulate some instruments.
- . Automatically shut the gate valves and the laser in case of an accident.

Implementation

- . Industrial PLC for robust operation
- . Three core modules (center, X-end, Y-end)
- . 30 I/O modules along each arm
- . EPICS translator to interface for user interface


Status

- . Central area core module: Delivered
- . X-end, Y-end core modules: Delivered
- . 6 I/O modules: Delivered
- . 54 I/O modules: To be purchased



Client workstation in control room

- 3 heads client workstations in the control room
- Direct access to 2 weeks past frame data in 20TB storage.
- Control software:
 - MEDM (EPICS GUI)
 - StripTool (long term EPICS ch viewer)
 - Dataviewer (oscilloscope)
 - DTT (spectrum analyzer)
 - Foton (digital filter composer)
 - TDS commands (script)



AA: 1U x 66

AI: 1U x 46

IO chassis: 4U x 31

RT PC: 2U x 28

Server PC: 1U x 11

DC power supply: 4U x 75

Total ~600U = 42U x **15** racks



Total number of racks in the mine will be **~30**.

Analog electronics chassis will be continuously made and stored in the racks until installation.

- Connection between RTFE and IO chassis through 100m fiber since Trenton backplane does not support GEN2 connection.
 - One Stop System answered they will patch GEN1 mode to their GEN2 interface cards.
- Inspection of ADC/DAC
 - Some excess noise channels seen on ADC
- Timing injection to data concentrator (k1dc0)
 - Synchronization error on DTT
- Fixing mapper on Myrinet
 - No DAQ stream
- Slow start of Myrinet cards on frame writers causes no connection to frame data when booted.
- Build, script, epics, NFS and NAT servers

- Almost of core technologies for real time control have been implemented with LIGO CDS support.
- Some remaining items and some minor issues to be fixed.